

Simulation of Multilevel Inverter Fed Induction Motor Drive

Addagiri Tejasri¹, Addagiri Sri Lakshmi Prasanna¹, Mallela Viswa Teja Pavan Kumar¹, Vemula John Chakravarthi, Challa Nithish Babu¹, B.Eedukondalu², Dr.N.Samba Siva Rao³

¹Department of Electrical and Electronics Engineering, NRI Institute of Technology, Agiripalli, Andhra Pradesh, India.

²Assistant Professor, Department of Electrical and Electronics Engineering, NRI Institute of Technology, Agiripalli, Andhra Pradesh, India.

³Professor & Head, Department of Electrical and Electronics Engineering, NRI Institute of Technology, Agiripalli, Andhra Pradesh, India

To Cite this Article

Addagiri Tejasri, Addagiri Sri Lakshmi Prasanna, Mallela Viswa Teja Pavan Kumar, Vemula John Chakravarthi, Challa Nithish Babu, B.Eedukondalu, Dr.N.Samba Siva Rao, "**Simulation of Multilevel Inverter Fed Induction Motor Drive**", *Journal of Science and Technology*, Vol. 07, Issue 02, March-April 2022.

Article Info

Received: 24-02-2022

Revised: 04-03-2022

Accepted:15-03-2022

Published: 24-03-2022

Abstract:

The ruggedness, dependability, and economy of induction motors make them a popular choice in the industrial sector. Induction motor drive necessitates the use of appropriate converters in order to achieve the required speed and torque with minimal or no ripples. Multilevel inverter technology has recently emerged as a very important alternative in the areas of high power medium-voltage control as well as for improving total harmonic distortion by reducing the harmonics, both of which are important considerations. Most of the time, the poor quality of voltage and current produced by a conventional inverter fed induction machine is due to the presence of harmonics, which results in a significant amount of energy being wasted. In MATLAB, the simulation results of the proposed topology three phase 33-level multilevel inverter fed induction motor drive are verified against the real-world results.

Introduction :

DC motors have been used during the last century in industries for variable speed control applications, because its flux and torque can be controlled easily changing the field and armature currents respectively. Furthermore, four quadrant operation of induction motor was also achieved. Induction motor is popularly used in industries due to ruggedness and robustness. The induction motors were mainly used for essentially constant speed applications because of the unavailability of the variable-frequency voltage supply. The advancement of power electronics has made it possible to vary the frequency of the voltage. Thus, it has extended the use of induction motor in variable speed drive applications. The concept of multilevel inverter control

has opened a new possibility that induction motors can be controlled to achieve dynamic performance equally as that of DC motors. It has been found that the dynamic model equations developed on a rotating reference frame is a better way to describe the characteristics of induction motor. Variable speed induction motor drives are widely spread in electromechanical systems for a large spectrum of industrial applications. When high dynamic performance and high precision control in a wide speed range are required, vector control based induction motor drive can be used with speed sensor (D. Hadiouche, H. Razik, and A. Rezzoug, 2000). On the other hand, for medium and low performance applications, sensor-less control of induction motor is becoming an industrial standard. The recent advancement in power electronics has been initiated to improve the level of inverter rather than increasing the filter size. Using multilevel inverters, it is better to reduce the harmonics. In this paper, space vector modulation technique that uses to reduce the harmonics. For redundant switching, a space vector modulation is required due to vector selection in dq stationary reference frame. The space vector modulation technique is used for multilevel inverter system. However, space vector modulation has more advantages due to low harmonic production (K. Yamanaka et al., 2002). The performance of the multilevel inverter is better than a classical inverter. The total harmonic distortion of the classical inverter is very high. In other words the total harmonic distortion for multilevel inverter is low. The diode clamped inverter provides multiple voltage levels from a series bank of capacitors. The voltage across the switches is only half of the DC bus voltage. These features effectively double the power rating of voltage source inverter for a given semiconductor device. A normal neutral point potential stabilization technique using the information of output current polarity is proposed by K. Yamanaka et al. (2002). The neutral point potential balancing algorithm for three level neutral point clamped inverters using analytically injected zero sequence voltage is developed by Q. Song (2003). Modulation schemes to eliminate common mode voltage in multilevel inverter topology is suggested by H. Zhang (2000). A generalized multilevel inverter topology with self voltage balancing is suggested by F Zeng Peng (2001). Survey of topologies, control and applications of multilevel inverters was done by J. Rodriguez (2002). Digital modulation technique for dual three phase a.c machines has been presented by R Bojoi (2002). Space vector PWM technique for dual three phase a.c machine and its DSP implementation has been presented by Hadiouche (2006). Practical medium voltage converter topologies for high power applications is presented by Steimer (2001). In the above mentioned literature, implementation of multilevel inverter using embedded controller is not presented. The present work deals with implementation of embedded controlled multilevel inverter fed induction motor drive. The details of simulation, control circuit and hardware are presented in this paper.

Multilevel inverter fed induction motor:

AC input is rectified using a diode rectifier. It is filtered using a capacitor filter. DC is applied to the multilevel inverter. The output of the inverter is fed to the induction motor. This system is simulated using Matlab Simulink. The Simulink model for multilevel inverter fed system is depicted in Figure 2. Input pulses to the MOSFETs are generated by the sources V1 to V6. The phase voltage and line to line voltages are measured by the scopes connected at the output. The scope is connected to measure parameters like voltage, rotor speed and torque. The pulses are

generated using SVM method. The speed loop ensures that the actual speed of the motor is equal to set speed. The current loop provides protection for the devices in the inverter.

Description of the Proposed Structure:

The proposed multilevel inverter topology is depicted in Fig.1. When generating a staircase waveform, a simple variation of a diode clamped multilevel inverter is used, as shown here. In order to obtain an alternating signal with both positive and negative polarities, an H-bridge is employed. Capacitors are used to divide the DC link voltage into k distinct levels, with each level represented by a different colour. Following that, the voltages of the capacitors are added and subtracted by operating the power switches, resulting in a $2k+$ level staircase voltage waveform generated. Each power switch is equipped with a diode that operates in reverse blocking mode. The working principle of the proposed topology is illustrated in Fig. 2, where V_{bus} denotes the DC bus voltage, V_{ac} denotes the alternating current output voltage, and V_{ac1} denotes the fundamental component of V_{ac} . The gating signals of the switches are represented by the numbers $S_1 - S_k$. Similarly, the gating signals of the H-bridge are represented by the numbers $Q_1 - Q_4$. Each of the four switches in an H-bridge operates at a frequency equal to the fundamental frequency of the output voltage.




Fig. 1: Our proposed topology of multilevel inverter

The proposed topology necessitates the use of k power switches in order to generate the k levels staircase waveform V_{bus} . In order to obtain a staircase ac waveform V_{ac} with $2k+$ levels, four additional switches of an H-bridge inverter are used. Effectively, only $k + 4$ power switches, k capacitors, and k diodes are required to generate a $2k+$ level staircase voltage ac waveform,

resulting in a lower overall device count than an existing multilevel topology, to the best of our knowledge.




Fig. 2: Output waveform and states of various switches

Simulation Results:




Fig. 3 Simulated waveforms of DC bus voltage and current of a 33 level multilevel inverter




Fig.:4 Simulated waveforms of AC output voltage and current of a 33 level multilevel inverter




Fig.: 5 Simulink model of proposed multilevel inverter with induction motor drive




Fig.:6 Simulated waveforms of three-phase output voltage and current of a 33 level multilevel Inverter




Fig.: 7 Stator current




Fig.: 8 Speed of the induction motor




Fig.: 9 Torque characteristics of the induction motor

Conclusion

It has been proposed to use a new multilevel inverter topology. The proposed topology is a hybrid of conventional diode clamped and H-bridge converters, with the former serving as the basis for the latter. Photovoltaic applications in which multiple separate DC sources are available may be a good fit for this type of system. It has been shown in this paper that the proposed topology's concept and operating principles are sound. To fully verify the advantages of this new circuit, a detailed analysis of its efficiency as well as its practical implementation is still required. The proposed system is then implemented with a Three Phase Induction Motor, and the performance of the system is evaluated in terms of Stator Current (I), Speed (V), and Torque.

References

- [1] A. B. Meinel and M. P. Meinel, *Applied Solar Energy: An Introduction*. Addison-Wesley, 1979.
- [2] Ned Mohan, *Power Electronics A first Course*. Wiley, 2012.
- [3] S. Kouro and M. Malinowski, "Recent advances and industrial applications of multilevel converters," *Ind. Electron ...*, vol.57, no. 8, pp. 2553–2580, Aug. 2010.
- [4] J. Rodríguez, J. S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Aug. 2002.

- [5] E. Najafi, A. Halim, M. Yatim, and S. Member, "Design and implementation of a new multilevel inverter topology," *IEEE Trans. Ind. Electron.*, vol. 59, no. 11, pp. 4148–4154 Nov. 2012.
- [6] E. Villanueva, P. Correa, J. Rodriguez, and M. Pacas, "Control of a single-phase cascaded Hbridge multilevel inverter for grid-connected photovoltaic systems," *IEEE Trans. Ind. Electron.*, vol. 56, no. 11, pp. 4399–4406, Nov. 2009.
- [7] E. Babaei, S. Laali, and S. Alilu, "Cascaded multilevel inverter with series connection of novel H-bridge basic units," *Ind. Electron. IEEE Trans.*, vol. PP, no. 99, p. 1, Dec. 2014.
- [8] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. a. Perez, "A survey on cascaded multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2197–2206, Jul. 2010.
- [9] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," *IEEE Trans. Ind. Appl.*, vol. IA-17, no. 5, pp. 518–523, Sep. 1981.
- [10] T. A. Meynard and H. Foch, "Multi-level conversion: High voltage choppers and voltage source inverters," in *Proc. Eur. Conf. Power Electron. Appl.*, 1992, vol. 2, pp. 45-50.
- [11] M. Marchesoni, M. Mazzucchelli, and S. Tenconi, "A non conventional power converter for plasma stabilization," in *Proc. Power Electron. Spec. Conf.*, 1988, pp. 122-129.
- [12] R. González, E. Gubía, J. López, and L. Marroyo, "Transformerless single-phase multilevel based photovoltaic inverter," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2694–2702, Jul. 2008.
- [13] E. Cipriano, S. Member, and C. Brand, "Nested multilevel topologies," vol. 30, no. 8, pp. 4058–4068, Aug. 2015.
- [14] S. Daher, J. Schmid, and F. L. M. Antunes, "Multilevel inverter topologies for stand-alone PV systems," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2703–2712, Jul. 2008.
- [15] K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, "Multilevel inverter topologies with reduced device count: a review," *IEEE Trans. Power Electron.*, to be published.
- [16] G. J. Su, "Multilevel DC-link inverter," *IEEE Trans. Ind. Appl.*, vol. 41, no. 3, pp. 854, May. 2005.
- [17] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, "A new multilevel converter topology with reduced number of power electronic components," *IEEE Trans. Ind. Electron.*, vol. 59, no. 2, pp. 655–667, Feb. 2012.
- [18] E. Babaei, "A cascade multilevel converter topology with reduced number of switches," *Power Electron. IEEE Trans.*, vol. 23, no. 6, pp. 2657–2664, Nov. 2008.
- [19] C. Rech and J. R. Pinheiro, "Hybrid multilevel converters: Unified analysis and design considerations," *Ind. Electron. IEEE Trans.*, vol. 54, no. 2, pp. 1092–1104, Apr. 2007.
- [20] M. a. Perez, S. Bernet, J. Rodriguez, S. Kouro, and R. Lizana, "Circuit topologies, modelling, control schemes and applications of modular multilevel converters," *IEEE Trans. Power Electron.*, vol. PP, no. 99, pp. 1–1, Jan. 2014.
- [21] D. W. Hart, *Power Electronics*, Ed. Indian: McGraw-Hill, 2010.