

## Exploring Power Gating Strategies in VLSI Circuits: A Comparative Study and Technological Insights

<sup>1</sup>Thirunahari Srimannarayana Murthy, <sup>2</sup>Dr r ManojKuma

<sup>1</sup>Research Scholar, Department of ECE, Himalayan University, Itanagar, Arunachal Pradesh <sup>2</sup>Professor, Department of ECE, MITS Madanapalle, Andhra Pradesh

### To Cite this Article

<sup>1</sup>Thirunahari Srimannarayana Murthy | Dr r ManojKuma | “Exploring Power Gating Strategies in VLSI Circuits: A Comparative Study and Technological Insights” Journal of Science and Technology, Vol. 05, Issue 04, - July - Aug 2020, pp199-207

### Article Info

Received: 14-07-2020   Revised: 24-07-2020   Accepted: 4-08-2020   Published: 14-08-2020

---

### ABSTRACT

In the realm of Very Large Scale Integration (VLSI) circuit design, power efficiency has emerged as a paramount concern, particularly in the development of low-power electronic devices. This review paper delves into the efficacy of power gating techniques as a pivotal strategy to mitigate power consumption in VLSI circuits. We commence by elucidating the fundamental challenges associated with power consumption in VLSI circuits and introduce power gating as a viable solution. The paper systematically synthesizes existing literature, offering a comprehensive historical overview of power-saving methodologies in VLSI, with a specific focus on various power gating techniques. We critically analyze these techniques against key performance metrics such as leakage current reduction, delay, and area overhead, providing a comparative perspective. The review extends to recent advancements and innovative approaches in the field, highlighting their practical applications and effectiveness. Furthermore, we discuss the challenges and limitations inherent in current power gating designs, offering insights into potential areas for future research. This paper aims to serve as a resource for researchers and practitioners in the field of VLSI design, offering a detailed understanding of the current state of power gating techniques and their role in advancing low-power VLSI circuitry.

**Keywords:** *Power Gating Techniques, VLSI Circuit Design, Low Power Consumption, CMOS Technology*

### 1.INTRODUCTION

The relentless advancement in Very Large Scale Integration (VLSI) technology has been a driving force behind the miniaturization and enhanced functionality of modern electronic devices. However, this

---

progress brings with it a significant challenge: the escalation of power consumption, particularly in the form of leakage power in deep submicron regimes. This issue is especially pronounced in mobile and battery-powered systems, where power efficiency is crucial for performance and longevity [1]. Power gating has emerged as a prominent technique to address this challenge, effectively reducing leakage power by selectively turning off parts of the circuit when they are idle. This technique is especially relevant in nanometer-scale CMOS devices, which are predominant in current VLSI systems [2]

The implementation of power gating, however, is not without its complexities. While it significantly reduces static power consumption, it can adversely impact the circuit's dynamic performance, introducing additional delay and area overhead [3]. This review paper aims to provide a comprehensive analysis of various power gating designs, focusing on their performance in low power VLSI circuits. By examining different approaches, such as MT-CMOS, dual stack, and innovative techniques like Galeor and Lector, as applied in practical designs like D-Flip Flops, the paper seeks to evaluate the effectiveness of these methods in reducing power dissipation while maintaining or enhancing the speed of operation [3]. Additionally, the study extends to applications of VLSI in specific systems, such as low power face detection, highlighting the growing importance of power-efficient designs in diverse areas [4].

Through this review, we aim to shed light on the current state of power gating techniques in VLSI design, their practical applications, challenges, and potential future directions, thereby contributing to the ongoing efforts in optimizing power efficiency in electronic devices.

## 2.Literature survey:

**Study by Suji, Maragatharaj, & Hemima (2011):** This research provides a comprehensive analysis of power gating designs using 65nm technology in CMOS devices. The study emphasizes the use of sleep transistors with high threshold voltage to reduce leakage power in both active and sleep modes, a critical aspect in nanometer scale VLSI systems [5].

**Research by G. Srikanth, Bhanu Murthy Bhaskara, & M. A. Rani:** This paper discusses various techniques for reducing leakage power in low power VLSI design, including charge recycling and data retention in memories. The study provides a detailed survey of power gating techniques, highlighting their effectiveness in reducing dynamic power in deep submicron technology [6].

**Work by S. Pousia & K. Murugan (2021):** This research proposes a hybrid power gating technique incorporating sleep technique, stack technique, sleepy stack technique, and others for leakage power reduction. The study demonstrates significant improvements in power savings and speed for various components like XOR/XNOR gates, half adders, and SRAM cells, showcasing the potential of these techniques in high-speed, low-power CMOS design [7].

**Study by R. Korah & N. Vijayan:** Focusing on leakage reductions in deep submicron regime, this paper presents low power consumption designs for basic gates and a full adder circuit. The research highlights the use of power gating to reduce static power consumption without significantly affecting dynamic power, using additional transistors to enhance performance [8].

## 3. Design Approaches:

### 3.1 Circuit Design:

In the context of power gating designs for low power VLSI circuits, the circuit design aspect plays a pivotal role. The studies reviewed encompassed a wide range of circuit types, each with unique characteristics and requirements for power management. These included basic digital components like logic gates and flip-flops, which are fundamental building blocks of digital systems, and extended to more complex modules such as SRAM cells, which are critical for memory design in VLSI.

The choice of circuit type in these studies was closely aligned with the objectives of power gating - primarily to reduce power consumption while maintaining performance. Logic gates and flip-flops were often chosen for their simplicity and ubiquity in digital circuits, making them ideal for demonstrating the fundamental principles and effectiveness of power gating techniques. On the other hand, SRAM cells and other complex modules provided a more challenging and realistic scenario for applying power gating, as these components are integral to the performance and power efficiency of modern VLSI systems.

In these designs, the focus was on implementing power gating in a way that minimizes leakage current and dynamic power consumption without significantly impacting the circuit's speed or functionality. This involved intricate design considerations, such as the placement and sizing of sleep transistors and the selection of appropriate threshold voltages, to achieve an optimal balance between power savings and performance.

Overall, the circuit design aspect in these studies highlights the versatility and applicability of power gating techniques across various components of VLSI circuits, showcasing their potential to significantly enhance the power efficiency of modern electronic devices.

### 3.2 Power Gating Techniques:

Power gating techniques are central to reducing power consumption in VLSI circuits, particularly in the context of standby power reduction. The studies reviewed in the field of low power VLSI circuits have highlighted several key techniques, each with its unique approach to managing power consumption.

- **Sleep Transistors:** This is one of the most common power gating techniques. Sleep transistors are used to disconnect parts of the circuit from the power supply when they are not in use. This approach significantly reduces leakage power during idle states. The effectiveness of sleep transistors largely depends on their size and the control strategy used for switching them on and off.
- **Multi-Threshold CMOS (MTCMOS):** MTCMOS is a technique that involves using transistors with different threshold voltages within the same circuit. High-threshold voltage transistors are used in non-critical paths to reduce leakage power, while low-threshold transistors are used in critical paths to maintain performance. This technique is particularly effective in balancing power and performance trade-offs.
- **Innovative Techniques:**

- 
- **Dual Stack:** This involves stacking two transistors in the off-state to further reduce leakage current. It's an effective method for deep sub-micron technologies where leakage currents are significantly high.
  - **Galeor:** A technique that combines power gating with body biasing to reduce leakage power. It adjusts the body voltage of the transistors to optimize power consumption dynamically.
  - **Lector:** This method uses a leakage control transistor to reduce the sub-threshold leakage current in a circuit. It's particularly useful in minimizing standby power consumption.

Each of these techniques has its advantages and limitations, and their selection often depends on the specific requirements of the circuit, such as the acceptable level of performance degradation, the complexity of the design, and the targeted power savings. The studies in the field have demonstrated various applications of these techniques, showing significant improvements in power efficiency in VLSI circuits. This diversity in power gating methods underscores the ongoing innovation in the field, aiming to address the ever-increasing demand for energy-efficient electronic devices

### 3.3 Technology Nodes:

In the realm of VLSI circuit design, especially concerning power gating techniques, the concept of technology nodes is crucial. A technology node, often measured in nanometers (nm), refers to the specific size of the transistors and other physical features in a semiconductor or integrated circuit. The studies reviewed in the context of power gating in low power VLSI circuits have particularly focused on advanced technology nodes, such as 65nm and 45nm.

**3.3.1 65nm Technology Node:** This node represents a significant advancement in semiconductor technology, offering a balance between performance and power consumption. In the context of power gating, the 65nm node has been a popular choice for researchers due to its widespread use in commercial applications. At this scale, leakage power becomes a more pronounced issue, making power gating techniques increasingly relevant. Studies focusing on this node often explore the effectiveness of various power gating strategies in reducing leakage power while maintaining the overall performance of the circuit.

**3.3.2 45nm Technology Node and Beyond:** As the technology node scales down to 45nm and smaller, the challenges associated with power consumption, particularly leakage power, become more pronounced. The smaller transistor sizes in these nodes lead to higher leakage currents, making power gating an essential strategy for power management. Research at these nodes often involves exploring more advanced power gating techniques and their integration into complex circuit designs. The findings from these studies are crucial for the development of ultra-low-power electronics, which are increasingly in demand in fields like mobile computing and IoT devices.

The choice of technology node in these studies is critical for understanding the scalability and applicability of the power gating techniques. As technology continues to advance, with nodes shrinking further, the insights gained from these studies provide valuable guidance for designing power-efficient VLSI circuits that are capable of meeting the demands of modern electronic devices. The research at these

advanced nodes also helps in predicting the challenges and opportunities that will arise as the industry moves towards even smaller scale technologies.

#### 4, Modeling and Simulation:

In the context of power gating in low power VLSI circuits, modeling and simulation play a crucial role in predicting and analyzing the performance of these designs before actual fabrication. The studies reviewed extensively utilized simulation models, primarily SPICE (Simulation Program with Integrated Circuit Emphasis), which is a standard tool in the semiconductor industry for circuit simulation.

**4.1 SPICE Models:** These models are fundamental for simulating the electrical behavior of VLSI circuits. They provide detailed representations of transistor operation, allowing researchers to accurately predict how circuits will behave under various conditions. In the context of power gating, SPICE models help in understanding the impact of different gating techniques on parameters like leakage current, switching speed, and power consumption.

**4.2 Simulation Parameters:** The simulations were conducted under a range of parameters to mimic real-world operating conditions. This included varying voltage levels to test the circuit's response under different power supplies, and temperature variations to understand the thermal effects on power gating efficiency. Process variations were also simulated to account for manufacturing inconsistencies, which is critical in nanometer-scale technologies.

**4.3 Realistic Operational Scenarios:** By adjusting these parameters, researchers could simulate a wide range of operational scenarios. This approach is essential for ensuring that the power gating techniques are not only theoretically sound but also practically viable in real-world applications.

**4.4 Predictive Analysis:** The use of these models and simulations allowed for predictive analysis of the circuits. Researchers could identify potential issues like increased delay or power spikes due to power gating and refine their designs accordingly before moving to the prototyping stage.

Overall, modeling and simulation in these studies provided a comprehensive and cost-effective means to evaluate and optimize power gating techniques in VLSI circuits, significantly contributing to the advancement of low-power electronic design.

This table 1 provides a clear comparison of the three power gating designs in terms of their efficiency in power reduction, the impact on delay, and the area overhead. It helps in evaluating the trade-offs and benefits of each design, guiding the selection process for specific VLSI circuit applications.

**TABLE 1: comparison of the three power gating designs**

Design Approach	Power Efficiency	Reduction	Delay Impact	Area Overhead
Design 1: Traditional Sleep Transistor	Good		Moderate	High

<b>Design 2: Multi-Threshold CMOS (MTCMOS)</b>	Very Good	Low	Moderate
<b>Design 3: Advanced Techniques</b>	Excellent	Variable	High

Table2: provides a quick overview of the comparative analyses conducted in previously

Paper Title	Authors	Year	Focus
Comparative Analysis of Different Clock Gating Techniques	Preeti Sahu, S. Agrahari	2020	Analysis of power in Clock Divider circuit using different clock gating techniques
Comparative Analysis of VLSI circuits using multigate devices	Aditya Waingankar et al.	-	Comparative analysis of MOSFET and FinFET based logic circuits using 32nm technology
Power gating: Circuits, design methodologies, and best practice for standard-cell VLSI designs	Youngsoo Shin et al.	2010	Survey of design considerations and best practices in power gating for standard-cell VLSI designs
Comparative analysis of low power leakage techniques implemented in different CMOS VLSI Circuits	K. Annamma et al.	2022	Comparative analysis of various power reduction techniques at 45nm technology nodes for a basic NAND gate and a Current Starved VCO

## 5. CONCLUSION

The exploration of power gating techniques in low power VLSI circuits reveals a dynamic and evolving field, crucial for addressing the growing concerns of power efficiency in modern electronic devices. The comparative analysis of various power gating designs, including traditional sleep transistors, Multi-Threshold CMOS (MTCMOS), and advanced techniques like dual stack, Galeor, and Lector, highlights the trade-offs between power reduction efficiency, delay impact, and area overhead.

Traditional sleep transistor approaches, while straightforward, often result in moderate delay impacts and high area overhead. In contrast, MTCMOS offers a more balanced solution with better power efficiency and lower delay impacts, making it a popular choice in many applications. Advanced techniques demonstrate the highest power efficiency but can be complex and may increase the area overhead, which is a critical factor in space-constrained applications.

The use of various Electronic Design Automation (EDA) tools and simulation models, such as SPICE, has facilitated the design, simulation, and analysis of these power gating techniques, allowing for more accurate predictions of their performance in real-world scenarios. The experimental setups and test environments used in these studies provide a foundation for validating the practicality and effectiveness of these designs.

---

In conclusion, the selection of an appropriate power gating technique for a specific VLSI circuit application depends on a careful consideration of the circuit's performance requirements, power efficiency goals, and physical constraints. As technology continues to advance, especially in the realm of nanoscale CMOS technology, the importance of efficient power gating designs becomes increasingly paramount in the quest for energy-efficient and high-performance electronic systems. The ongoing research and development in this field are expected to yield even more innovative solutions, contributing significantly to the sustainable advancement of electronic technologies.

## 6. REFERENCES:

1. C. Suji, S. Maragatharaj, & R. Hemima. (2011). Performance analysis of power gating designs in low power VLSI circuits. Link
2. R. Korah & N. Vijayan. Power Reduction In Logic Circuits Using Power Gating For Deep Sub-Micron CMOS VLSI.
3. Garima Gautam & R. Sikka. Low-Power Design of Digital VLSI Circuits. Link
4. Teng Jing Ying & S. H. Ruslan. VLSI Implementation of Low Power Face Detection System.
5. C. Suji, S. Maragatharaj, & R. Hemima. (2011). Performance analysis of power gating designs in low power VLSI circuits. Link
6. G. Srikanth, Bhanu Murthy Bhaskara, & M. A. Rani. A Survey on Power Gating Techniques in Low Power VLSI Design. Link
7. S. Pousia & K. Murugan. (2021). VLSI Implementation Of High Speed Low Power Design Using Hybrid Power Gating Technique. Link
8. R. Korah & N. Vijayan. Power Reduction In Logic Circuits Using Power Gating For Deep Sub-Micron CMOS VLSI.
9. Preeti Sahu, S. Agrahari, "Comparative Analysis of Different Clock Gating Techniques," 2020. DOI: [10.1109/ICRAIE51050.2020.9358375](https://doi.org/10.1109/ICRAIE51050.2020.9358375)
10. Aditya Waingankar, Asha Waskar, Pratikumar Rathod, Mahalaxmi Palinje, "Comparative Analysis of VLSI circuits using multigate devices."
11. Youngsoo Shin, Jun Seomun, Kyu-Myung Choi, T. Sakurai, "Power gating: Circuits, design methodologies, and best practice for standard-cell VLSI designs," 2010. DOI: [10.1145/1835420.1835421](https://doi.org/10.1145/1835420.1835421)
12. K. Annamma, Sobhit Saxena, G. Patel, "Comparative analysis of low power leakage techniques implemented in different CMOS VLSI Circuits," 2022.
13. M. Anis, S. Areibi, M. Mahmoud, and M. Elmasry, "Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique," in Proceedings of the 39th annual Design Automation Conference, 2002, pp. 480–485.
14. T. Kuroda et al., "A 0.9-V, 150-MHz, 10-mW, 4-mm<sup>2</sup>, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme," IEEE Journal of Solid-State Circuits, vol. 31, no. 11, pp. 1770–1779, Nov. 1996.
15. S. Mutoh et al., "1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS," IEEE Journal of Solid-State Circuits, vol. 30, no. 8, pp. 847–854, Aug. 1995.
16. S. Narendra, S. Borkar, V. De, D. Antoniadis, and A. Chandrakasan, "Scaling of stack effect and its application for leakage reduction," in Proceedings of the International Symposium on Low Power Electronics and Design, 2001, pp. 195–200.