REVIEW ON A DECODER FOR SHORT BCH CODES FOR EMERGING MEMORIES

¹D. SUMALATHA,²MOHAMMAD GANDHI BABU,³DR. N. SURESH

¹PG SCHOLAR, ²ASST. PROFESSOR, ³ASSOSCIATE PROFESSOR & HOD

DEPARTMENT OF ECE, AVN INSTITUTE OF ENGINEERING AND TECHNOLOGY, M, KOHEDA ROAD, M.P. PATELGUDA POST IBRAHIMPATNAM, DIST, HYDERABAD, TELANGANA 501510

To Cite this Article

D. SUMALATHA, MOHAMMAD GANDHI BABU, DR. N. SURESH, **REVIEW ON A DECODER FOR SHORT BCH CODES FOR EMERGING MEMORIES** "Journal of Science and Technology, Vol. 08, Issue 03,-March 2023, pp25-31

Article Info

Received: 22-01-2023 Revised: 17-02-2023 Accepted: 28-02-2023 Published: 10-03-2023

ABSTRACT: These emerging memories also struggle with reduced reliability as technology scales down, and as a solution, error-correcting code (ECC) and its encoder / decoder circuits have been applied. While NAND flash requires a powerful ECC that can correct up to 100 errors, As well as simply increasing the memory capacity, ECC can be used to optimize memory performance with regard to density and energy consumption, The ECC has thus become an essential part of developing memories. The Bose – Chaudhuri – Hocquenghem (BCH) software is commonly used for evolving memories to correct two or three errors.

INDEX TERMS— Bose–Chaudhuri– Hocquenghem (BCH) code, double-error-correcting and triple-error-detecting (DEC-TED), emerging memories, error correcting code (ECC).

LINTRODUCTION EMERGING memories such as phase change memory, spin-transfer torque magnetoresistive random access memory (STT-MRAM), phase shift RAM (PRAM), and resistive random access memory (ReRAM) were investigated to fill the quality and density differences between DRAM and NAND flash memory, known as storage group memory (SCMs). Their flexible and efficient memory hierarchy is of interest to them because of their non-volatile Characteristics with high density and low latency. In addition to SCMs, some new memories, such as STTMRAM, are also called promising candidate embedded memories because of their strong read and write latencies, low leakage power, and compatibility with logic.

ISSN: 2456-5660 Volume 8, Issue 03 (March -2023)

<u>DOI:https://doi.org/10.46243/jst.2023.v8.i03.pp25 - 31</u> However, the standard iterative and sequential decoding processes, which require multiple cycles, are not compatible with emerging memories. This is because the latency of the BCH code decoder should be a few nanoseconds, considering the short read or write access time in emerging memories.

II.FAST DECODING ECC FOR FUTURE MEMORIES High-performance memory class memories could benefit from a fast decoding error correction code (ECC) in just a few nanoseconds to correct a few errors. The BCH codes category offers excellent candidates for this position. The low latency requirement prevents iterative or sequential encoding and decoding processes, as traditionally done for storage-based applications. We are therefore suggesting an architecture to decode double and triple ECCs easily. Every timeconsuming iterative calculation is omitted in our software, and the most complex evaluations are separated and performed in parallel with the other words to prevent bottlenecks in the decoder. In addition, a combinatorial logic determines the error locator polynomial, and its roots are checked by simultaneous evaluation of all the bits. Here we describe these architectures ' gate-level design. They also provide a thorough analysis of the hardware-oriented implementation of finite field operations and the foundations for representation of elements.

III.EMBEDDED STT-MRAM FOR ENERGYEFFICIENT AND COST EFFECTIVE MOBILE SYSTEMS STT-MRAM is a non-volatile logic-friendly memory that combines high speed, low energy, and high endurance. Integrated STT-MRAM is attractively designed not only for evolving low standby networking systems such as wearables, IOT (Internetof-Things) and protected components, but also as an integrated non-volatile working memory for highperformance wireless SOCs. With recent breakthroughs in perpendicular magnetic tunnel junctions (MTJ) based on CoFeB, embedded STTMRAM in combination with reliable data retention has become more energy-efficient and cost-effective, scalable for advanced logic nodes

IV. HIGHLY RELIABLE AND LOW-POWER NONVOLATILE CACHE MEMORY WITH ADVANCED PERPENDICULAR STT-MRAM FOR HIGH-PERFORMANCE

CPU This technique take into account the technology dependent last-level non-volatile cache (LLC) based on the advanced perpendicular STTMRAM to the LLC's total power consumption. The proposed LLC has a new reading circuit with a dualsensing redemption scheme that improves STTMRAM performance along with standard error correction code (ECC). Comparing

Published by: Longman Publishers

Journal of Science and Technology ISSN: 2456-5660 Volume 8, Issue 03 (March -2023) <u>www.jst.org.in</u> DOI:https://doi.org/10.46243/jst.2023.v8.i03.pp25 - 31 CPU quality performance with SRAM-based, embedded DRAM and traditional STT-MRAM-

based LLCs reveals that the novel non-volatile LLC proposed is the most fitting for wide LLC.

V.ULTRA FAST, TWO-BIT ECC FOR EMERGING MEMORIES Many scientific applications need Emerging Memories (EMs) may benefit from Error Correcting Codes (ECCs) capable of correcting a few errors in just a few nanoseconds, such as dealing with failure mechanisms that may occur in new storage physics. Quick ECCs are also required for applications running in-place (XiP) and DRAM. This paper shows the key elements for implementing a BCH code capable of correcting 2 errors in no more than 10ns with 180nmCMOS logic and low energy consumption on a page of 256 data bits. In addition, the solution proposed is soundly rooted in BCH theory and can be applied to any size of user data. Essentially, the suggestions are to eliminate divisions in the estimation of the Error Locator Polynomial (ELP) coefficients of the BCH code, to simplify multiplication execution in the Galois Fields (GF) and to fully implement the decoder in a parallel combinatorial architecture

VI.ENHANCING THE RELIABILITY OF STTRAM THROUGH CIRCUIT AND SYSTEM LEVEL TECHNIQUES

Due to its fast read access, high storage density and very low standby power, spin torque transfer random access memory (STT-RAM) is a promising memory technology. Such memories have questions with accuracy that need to be understood further before they can be accepted as a standard memory technology. In this article, we first study a single STT memory cell's causes of errors. We see that system configuration phase differences and changes influence their failure rate and create design errors to capture these results. First we suggest a combined technique based on circuit level tuning and error control coding (ECC) for very high reliability. Such a mix makes it possible to use weaker ECC for lower overhead. For example, we show that the ECC's error correction capability (t) can be reduced from t=11 to t=3 to achieve a block failure rate (BFR) of 10-9 by applying voltage boosting and write pulse width adjustment

VII.LOW POWER MEMRISTOR-BASED RERAM DESIGN WITH ERROR CORRECTING CODE

This section presnts Resistive RAM (ReRAM) has short access speed, ultra-low stand-by power and high performance, allowing replacing DRAM in main memory a feasible storage technology.

Journal of Science and Technology

www.jst.org.in

ISSN: 2456-5660 Volume 8, Issue 03 (March - 2023)

DOI:https://doi.org/10.46243/jst.2023.v8.i03.pp25 - 31

The 1- transistor-1-resistor (1T1R) ReRAM array has the same size as a DRAM array and the advantages of reduced processing power and greater performance relative to the ReRAM cross-point array. However, compared to a DRAM array, the 1T1R ReRAM array has a significantly lower lifetime. In this article, we demonstrate how to use cross-layer techniques to boost 1T1R array performance with reduced latency and energy cost. At the stage of the loop, we demonstrate how word line voltage settings (pulse frequency and pulse width), Bit-line (BL) and source-line (SL) can be used to minimize delay, reduce energy consumption and increase performance. We also show how correct voltage settings can help to reduce persistence and strength errors while reducing power. We are proposing a new bit-flipping scheme at the architecture level, which aims to further reduce the Bit Error Rate (BER). They demonstrate how the use of circuit-level and architecture-level strategies helps a simple BCH (t=2) system to reach a 10-year lifetime. Finally, they use CACTI and GEM5 to assess the output at the system level of a 1 GB ReRAM and 1 GB DRAM memory unit.

VIII. IMPROVING STT-MRAM DENSITY THROUGH MULTI BIT ERROR CORRECTION Because of inadvertent bit flips, STT-MRAMs are vulnerable to software manipulation. By using greater cell sizes to increase the thermal stability of MTJ cells, traditional methods optimize robustness at the expense of area / energy. This paper uses DRAM-style refreshing multi-bit error correction to minimize errors and offers a technique to assess the optimum level of correction. A detailed analysis reveals that the reduction in nonvolatility conditions offered by heavy error correction converts into a significantly lower region for the storage array relative with simplified ECC systems, even if the decreased overhead for error correction is taken into account.

IX. HIERARCHICAL DECODING OF DOUBLE ERROR CORRECTING CODES FOR HIGH SPEED RELIABLE MEMORIES

As the technology moves into the nano realm, traditional single error correction, double error detection (SEC-DED) codes are no longer sufficient to protect memories from transient errors due to the increased multi-bit error rate. Due to their much greater decoding delay, the wellknown double-error-correcting BCH codes and the traditional BCH decoding approach based on Berlekamp-Massey algorithm and Chien quest can not be implemented explicitly to replace SEC-DED codes. The hierarchical double-error-correcting (HDEC) code is proposed in

Journal of Science and Technology ISSN: 2456-5660 Volume 8, Issue 03 (March -2023) www.jst.org.in DOI:https://doi.org/10.46243/jst.2023.v8.i03.pp25 - 31

this paper. This defines the construction methods and the architecture of the decoder for the keys. The error correction algorithm presented will only take 1 clock cycle to complete if there is no error or a single-bit error. If multi-bit errors occur, the decoding latency for codes specified over GF(2 m) is $O(\log 2 \text{ m})$ clock cycles. This is much smaller than the decoding latency of BCH codes using the Berlekamp Massey algorithm and Chien scan, which is O(k) clock cycles – k is the code number of data bits and m ~ $O(\log 2k)$.

X.MULTI BIT ERROR-CORRECTION METHODS FOR LATENCY-CONSTRAINED

FLASH MEMORY SYSTEMS This paper introduces multi-bit error-correction schemes for nor Flash primarily used for program execution-in-place. When architectures push forward to accept more bits / cell and geometries decrease to structures smaller than 32 nm, single-bit error correction codes (ECCs) are unable to account for the increasing array bit error rates. Nonetheless, 2-b ECC algorithms are dynamic and incorporate the data read access time with a timing overhead. This paper suggests multi-bit ECC schemes with low latency. Starting with the Bose-ChaudhuriHocquenghem (BCH) binary codes, an improved scheme is implemented using a multi-bit errorcorrecting BCH Hamming codes to offer an average latency as small as the one-bit correction Hamming decoder in a hierarchical fashion. The low-latency multi-bit ECC algorithm addressed is a Hamming algorithm with a 2- b error correction potential for very small block sizes (< 1 B).

XI.RELIABILITY-BASED ECC SYSTEM FOR ADAPTIVE PROTECTION OF NAND

FLASH MEMORIES To make the error correction code(ECC) implementation effective, it should be customized to each block specifically and can be changed over time as the running state varies. By considering the effect factors separately, the combined effect of reliability factors makes it difficult to select ECC. Therefore, it is necessary to find a more suitable ECC selection method. Whereas, most ECCs are configured to conform to specific hardware, when the hardware model changes, the ECC's architecture has to be revamped. The implementation of the widely used ECC method can therefore offer considerable ease for the correction of errors. In this article, we suggest a user-friendly and scalable ECC system that uses the consistency map to provide responsive security. The proposed ECC system includes the ECC module of selection and the ECC module of codec. The ECC choice module recommends a system for choosing the correct ECC based on a performance chart that includes an estimation of the bit error rate. To

Journal of Science and Technology

ISSN: 2456-5660 Volume 8, Issue 03 (March -2023)

<u>*www.jst.orq.in*</u> DOI:https://doi.org/10.46243/jst.2023.v8.i03.pp25 - 31 have separate protection, the ECC encoder and decoder suit are named in the ECC codec module. Most platforms, such as DSP, ARM, etc., will use the proposed system. The uncorrectable bit error rate(UBER) efficiency, coding time and redundancy are all improved through the proposed ECC model compared to the early plays

CONCLUSIONThe Spin-transfer torque magneto resistive random access memory(SST_MRAM) Emerging memories are considered to be the promising candidate embedded memories due to their fast and write latencies, low leakage power, and logic-friendly compatibility. As technology scales down, these emerging memories are also struggling with reduced reliability, and as a solution, error-correcting code and its encoder and decoder circuits have been applied.

REFERENCES

[1] P. Amato, S. Bellini, M. Ferrari, C. Laurent, M. Sforzin, and A. Tomasoni, "Fast decoding ECC for future memories," IEEE J. Sel. Areas Commun., vol. 34, no. 9, pp. 2486–2497, Sep. 2016. [2] S. H. Kang, "Embedded STT-MRAM for energy-efficient and costeffective mobile systems," in IEEE Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2014, pp. 36–37.

[3] H. Noguchi, K. Ikegami, N. Shimomura, T. Tetsufumi, J. Ito, and S. Fujita, "Highly reliable and low-power nonvolatile cache memory with advanced perpendicular STT-MRAM for highperformance CPU," in IEEE Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2014, pp. 1–2

[4] P. Amato, C. Laurent, M. Sforzin, S. Bellini, M. Ferrari, and A. Tomasoni, "Ultra fast, twobit ECC for emerging memories," in Proc. 6th IEEE Int. Memory Workshop (IMW), May 2014, pp. 79–82.

[5] Y. Emre, C. Yang, K. Sutaria, Y. Cao, and C. Chakrabarti, "Enhancing the reliability of STT-RAM through circuit and system level techniques," in Proc. IEEE Workshop Signal Process. Syst., Oct. 2012, pp. 125–130.

[6] D. Niu, Y. Xiao, and Y. Xie, "Low power memristor-based ReRAM design with error correcting code," in Proc. 17th Asia South Pacific Design Autom. Conf., Jan./Feb. 2012, pp. 79– 84. Journal of Science and Technology

www.jst.org.in

ISSN: 2456-5660 Volume 8, Issue 03 (March -2023)

DOI:https://doi.org/10.46243/jst.2023.v8.i03.pp25 - 31

[7] M. Mao, Y. Cao, S. Yu, and C. Chakrabarti, "Optimizing latency, energy, and reliability of 1T1R ReRAM through cross-layer techniques," IEEE J. Emerg. Sel. Topics Circuits Syst., vol. 6, no. 3, pp. 352–363, Sep. 2016.

[8] C. Yang, M. Mao, Y. Cao, and C. Chakrabarti, "Cost-effective design solutions for enhancing pram reliability and performance," IEEE Trans. Multi-Scale Comput. Syst., vol. 3, no. 1, pp. 1–11, Jan./Mar. 2017.

[9] B. Del Bel, J. Kim, C. H. Kim, and S. S. Sapatnekar, "Improving STT-MRAM density through multibit error correction," in Proc. IEEE/ACM Conf. Design, Autom. Test Eur. (DATE), Mar. 2014, pp. 1–6.

[10] Z. Pajouhi, X. Fong, and K. Roy, "Device/circuit/architecture co-design of reliable STT-MRAM," in Proc. IEEE/ACM Conf. Design, Autom. Test Eur. (DATE), Mar. 2015, pp. 1437–1442.

[11] Y. Alkabani, Z. Koopmans, H. Xu, A. K. Jones, and R. Melhem, "Write pulse scaling for energy efficient STT-MRAM," in Proc. IEEE Comput. Soc. Annu. Symp. VLSI (ISVLSI), Jul. 2016, pp. 248–253.

[12] X. Wang, M. Mao, E. Eken, W. Wen, H. Li, and Y. Chen, "Sliding basket: An adaptive ECC scheme for runtime write failure suppression of STT-RAM cache," in Proc. IEEE/ACM Conf. Design, Autom. Test Eur. (DATE), Mar. 2016, pp. 762–767.

[13] X. Wang, D. Wu, C. Hu, L. Pan, and R. Zhou, "Embedded high-speed BCH decoder for new-generation NOR flash memories," in Proc. IEEE Custom Integr. Circuits Conf. (CICC), Sep. 2009, pp. 195–198.

[14] W. Xueqiang, P. Liyang, W. Dong, H. Chaohong, and Z. Runde, "A high-speed two-cell BCH decoder for error correcting in MLC nor flash memories," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 11, pp. 865–869, Nov. 2009.

[15] Y. Yoo and I.-C. Park, "A search-less DEC BCH decoder for lowcomplexity fault-tolerant systems," in Pro