Mr. Shankar N. Dandare and Ms. Ankita H. Deshmukh 2018. Design of DPLL Using Sub-Micron 45 nm CMOS Technology and Implementation Using Microwind 3.1 Software. Journal of Science & Technology (JST). 3, 1 (Jan. 2018), 22–32.