B.N. Srinivasarao and Dr. K. Chandrabhushana Rao 2022. A comparative analysis of 128 bytes SRAM architecture using Single ended three and six transistor SRAM cells. Journal of Science & Technology (JST). 7, 2 (Mar. 2022), 21–29.