K.G.VENKATA KRISHNA; ANUSHA BATHALA; ASIRI NAIDU KOYYANA; VAMSI KRISHNA REDDY.S. DESIGN AND ANALYSIS OF 32 – BIT HIGH SPEED RISC PROCESSOR USING PIPELINING TECHNIQUE. J. sci. technol. 2025, 10, 34-44.