B.N. Srinivasarao, & Dr. K. Chandrabhushana Rao. (2022). A comparative analysis of 128 bytes SRAM architecture using Single ended three and six transistor SRAM cells. Journal of Science & Technology (JST), 7(2), 21–29. Retrieved from https://jst.org.in/index.php/pub/article/view/253