B.N. Srinivasarao and Dr. K. Chandrabhushana Rao (2022) “A comparative analysis of 128 bytes SRAM architecture using Single ended three and six transistor SRAM cells”, Journal of Science & Technology (JST), 7(2), pp. 21–29. Available at: https://jst.org.in/index.php/pub/article/view/253 (Accessed: 17 July 2024).