[1]
Mr. Shankar N. Dandare and Ms. Ankita H. Deshmukh, “Design of DPLL Using Sub-Micron 45 nm CMOS Technology and Implementation Using Microwind 3.1 Software”, Journal of Science & Technology (JST), vol. 3, no. 1, pp. 22–32, Jan. 2018.