B.N. Srinivasarao and Dr. K. Chandrabhushana Rao, “A comparative analysis of 128 bytes SRAM architecture using Single ended three and six transistor SRAM cells”, Journal of Science & Technology (JST), vol. 7, no. 2, pp. 21–29, Mar. 2022.